Cache memory - PDFSEARCH.IO - Document Search Engine

Cache memory
Results: 1188

#	Item
961	To appear in Proceedings of the 28th Annual International Symposium on Computer Architecture, June 2001, Sweden. Code Layout Optimizations for Transaction Processing Workloads Alex Ramirez, Luiz Andr´e Barrosoy, Kouro Add to Reading List Source URL: barroso.org Language: English - Date: 2005-03-07 23:35:58 Computer architecture Cache CPU cache Computer memory Compiler optimization Inline expansion Program optimization Alpha 21164 Microarchitecture Computer hardware Computing Central processing unit
962	Appeared in the Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), October[removed]Performance of Database Workloads on Shared-Memory Systems with Out-of-Order Processors Parthas Add to Reading List Source URL: barroso.org Language: English - Date: 2005-03-07 23:35:18 Computer engineering Cache CPU cache Computer memory Microarchitecture Out-of-order execution Instruction-level parallelism Pentium Pro Parallel computing Computer architecture Computer hardware Central processing unit
963	Guiding Philosophy • CPU cycles are Cheap, People cycles are not[removed]:[removed] Add to Reading List Source URL: pt.withington.org Language: English - Date: 2003-03-19 14:02:39 Lisp programming language Central processing unit Procedural programming languages Computer memory Programming language implementation Program optimization Lisp CPU cache Compiler Computing Software engineering Computer programming
964	The HFD series - is a non-volatile solid state disk that incorporates Hagiwara Sys-Com’s proprietary TRUESSD® controller. The TRUESSD® controller, in conjnction with on-board SDRAM, utilizes an advanced segmented ca Add to Reading List Source URL: www.hsc-us.com Language: English - Date: 2011-02-08 04:27:56 Flash memory Solid-state drive S.M.A.R.T. CPU cache Cache Dynamic random-access memory Computer memory Computer hardware Computing
965	Appeared in the Sixth International Symposium on High-Performance Computer Architecture (HPCA), January[removed]Impact of Chip-Level Integration on Performance of OLTP Workloads Luiz Andr´e Barroso, Kourosh Gharachorloo, Add to Reading List Source URL: barroso.org Language: English - Date: 2005-03-07 23:35:29 Computer engineering CPU cache Cache Computer memory Microprocessors PA-8000 Microarchitecture UltraSPARC III Scratchpad memory Computer hardware Computer architecture Central processing unit
966	Bachelor’s Thesis Nr. 98b Systems Group, Department of Computer Science, ETH Zurich Applying the Multikernel Approach to a Heterogeneous OMAP4460 SoC by Add to Reading List Source URL: www.barrelfish.org Language: English - Date: 2013-11-27 05:09:13 Instruction set architectures Central processing unit ARM architecture Memory management unit ARM Cortex-M X86 CPU cache OMAP Memory protection Computer architecture Computing Computer hardware
967	Effectiveness of Off-Chip Caches for Commercial Applications Ben Verghese, Luiz André Barroso, and Kourosh Gharachorloo Western Research Lab Add to Reading List Source URL: barroso.org Language: English - Date: 2005-03-07 23:36:34 CPU cache Cache Computing Computer hardware Central processing unit Computer memory
968	Technical White Paper High-Performance, High-Precision Memory Characterization Federico Politi, Altos Design Automation, Inc. High-Performance, High-Precision Memory Characterization Add to Reading List Source URL: www.altos-da.com Language: English - Date: 2009-07-14 19:10:38 Computer memory Formal methods Electronic design Altos Design Automation Static timing analysis Integrated circuit design Signoff CPU cache Random-access memory Electronic engineering Electronic design automation Digital electronics
969	JOHAN TORP STHLM GAME DEVELOPER FORUM 5/5 2011 › M.Sc. Computer Science. OO (Java) and functional programming (Haskell) Add to Reading List Source URL: www.johantorp.com Language: English - Date: 2011-05-06 02:47:01 Central processing unit Computer memory Computer architecture Computing Computer hardware Cache CPU cache
970	Eliminating Cache-Based Timing Attacks with Instruction-Based Scheduling Deian Stefan1 , Pablo Buiras2 , Edward Yang1 , Amit Levy1 , David Terei1 , Alejandro Russo2 , and David Mazières 1 Add to Reading List Source URL: ezyang.com Language: English - Date: 2013-11-23 01:01:19 Cache Computer memory Computer architecture Scheduling Thread Timing attack Computing Central processing unit CPU cache

UPDATE